|
Читайте также: |
Note: Local Configuration register access can be limited to Memory- or I/O-Mapped. Access can be disabled by way of the PCIBAR1 and PCIBAR0 Enable bits (CNTRL[13:12]). These bits should not be disabled for the PC platform.
PCI Configuration Registers
Device and Vendor IDs. There are two sets of Device and Vendor IDs. The Device ID and Vendor ID are located at offset 00h of the PCI Configuration registers (PCIIDR[31:16] and PCIIDR[15:0], respectively). The Subsystem ID and Subsystem Vendor ID are located at offsets 2Eh and 2Ch, respectively, of the PCI Configuration registers (PCISID[15:0] and PCISVID [15:0], respectively). The Device ID and Vendor ID identify the particular device and its manufacturer. The Subsystem Vendor ID and Subsystem ID provide a way to distinguish between PCI interface chip vendors and add-in board manufacturers, using a PCI chip.
register, then reads back FFFFFF80, determining the required Memory space of 128 bytes. The Host then writes the base address to PCIBAR0[31:7].
PCI Base Address for I/O Accesses to Local Configuration Registers. The system BIOS uses this register to assign a PCI address space segment for I/O accesses to the PCI 9030 Local Configuration registers. The PCI address range occupied by these Configuration registers is fixed at 128 bytes. During initialization, the host writes FFFFFFFF to this register, then reads back FFFFFF81, determining a required 128 bytes of I/O space. The Host then writes the base address to PCIBAR1[31:7].
PCI Base Address for Accesses to Local Address Spaces 0, 1, 2, and 3. The system BIOS uses these registers to assign a PCI address space segment for accesses to Local Address Space 0, 1, 2, and 3. The PCI address range occupied by this space is determined by the Local Address Space Range registers. During initialization, the host writes FFFFFFFF to these registers, then reads back a value determined by the range. The Host then writes the base address to the upper bits of these registers.
PCI Expansion ROM Base Address. The system BIOS uses this register to assign a PCI address space segment for accesses to the Expansion ROM. The PCI address range occupied by this space is determined by the Expansion ROM Range register. During initialization, the Host writes FFFFFFFF to this register, then reads back a value determined by the range. The Host then writes the base address to the upper bits of this register.
PCI Interrupt Line. Indicates to which system interrupt controller(s) input the interrupt line is connected. The PCI 9030 does not use this value, rather the value is used by device drivers and operating systems for priority and vector information. Values in this register are system-architecture specific.
PCI Interrupt Pin. This register specifies the interrupt request pin (if any) to be used. The PCI 9030 supports INTA#, but not INTB#, INTC#, nor INTD#.
PCI Bus Access to Internal Registers
The PCI 9030 PCI Configuration registers can be accessed from the PCI Bus with a Type 0 Configuration cycle.
All other PCI 9030 internal registers can be accessed by a Memory cycle, with the PCI Bus address that matches the base address specified in PCI Base Address 0 (PCIBAR0[31:4]) for the PCI 9030 Memory- Mapped Configuration register. These registers can also be accessed by an I/O cycle, with the PCI Bus address matching the base address specified in PCI Base Address 1 (PCIBAR1[31:2] for the PCI 9030 I/O-Mapped Configuration register.
All PCI Read or Write accesses to the PCI 9030 registers can be Byte, Word, or Lword accesses. All PCI Memory accesses to the PCI 9030 registers can be Burst or Non-Burst accesses. The PCI 9030 responds with a PCI Bus disconnect for all Burst I/O accesses (PCIBAR1[31:2]) to the PCI 9030 Internal registers.
NEW CAPABILITIES FUNCTION SUPPORT
The New Capabilities Function Support includes PCI Power Management, Hot Swap, and VPD features, as listed in the following table. [For further information on these features, refer to Section 7, “PCI Power Management,” Section 8, “CompactPCI Hot Swap,” and Section 9, “PCI Vital Product Data (VPD).”]
|
SERIAL EEPROM AND CONFIGURATION INITIALIZATION TIMING DIAGRAMS
0us 40us 80us 120us EESK 
LRESETo# 
EECS 
|
EEDO
START BIT 0 INDICATES SERIAL EEPROM PRESENT ----|
0 D15D14D13D12D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 DEVICE ID (PCIIDR[31:16])
EESK
EEDO
|
PCI STATUS (PCISR[15:0])
CONTINUES
EESK (continues) 
EECS
EEDO
LAST WORD (PMDATASCALE[7:0])
CONTINUES
|
Note: Serial EEPROM initialization completes in approximately 4.35 ms with a 33.3 MHz PCI clock.
Timing Diagram 3-1. Initialization from Serial EEPROM (2K or 4K Bit)
0ns 50ns 100ns 150ns 200ns 250ns
CLK FRAME# AD[31:0] C/BE[3:0]#
IRDY# DEVSEL# TRDY#
1 2 3
ADDR CMD=B
Data BE
5 6 7 8
Дата добавления: 2015-07-10; просмотров: 166 | Нарушение авторских прав
| <== предыдущая страница | | | следующая страница ==> |
| Table 3-2. Serial EEPROM Register Load Sequence | | | Timing Diagram 3-5. PCI Memory Read from Local Configuration Register |